Abstract. It is very important to improve the data throughput of decimation filter for radar systems with large amount of data and high requirement of real-time imaging. On the basis of the analysis of the traditional Finite Impulse Response (FIR) multiphase decimation filtering method, combined with Field Programmable Gate Array (FPGA) , we put forward FIR multiphase decimation filtering method based on base 2 Fast Fourier Transform(FFT). In this paper, the mathematical model of base 2 FFT for FIR multiphase decimation filter is studied, and the hardware structure of multiphase decimation filtering method based on base 2 FFT is presented. The simulation results show that the proposed method can effectively preprocess the echo data of radar system and improve the real-time performance.
Introduction
According to Nyquist theorem, the sample rate of a discrete-time signal must be greater than or equal to twice its bandwidth, otherwise further reducing the sample rate will cause the spectrum aliasing. Therefore, we usually use a low-pass filter to reduce the signal bandwidth before reducing the signal sample rate. As shown in Fig. 1 is a typical structure of decimation filter, composed of a low-pass filter and a sampler. The operating mode is to filter the data first and then sample it. The basic of typical decimation filter is simple, but when the signal has the characteristic of high frequency, the low pass filter needs to deal with a large amount of data. Also, most of the data, processed by a low-pass filter, will be abandoned after being sampled. This is not only a great pressure to hardware implementation but also a waste of hardware resources. Therefore, if we can sample the signal first and then filter it, we can save the hardware resources, reduce the calculation amount and increase operation velocity.
To sample the data first and then filter it, we have to devise the parallel processing structure of FIR at first. The common algorithms to realize the parallel processing structure of FIR include Iterated Short Convolution Algorithm (ISCA) [1, 2] , Fast FIR Algorithm(FFA) [3] and improved algorithms based on FFA [4] [5] [6] [7] [8] [9] . In addition, Sinha P et al. designed a digital signal processing basic unit to construct parallel FIR filter [10] , and Conway et al. implemented the parallel FIR filter by using the theory of number theoretic transform [11] . These methods are low-complexity and easy to realize, but do not give full play to the advantages of abundant hardware resources of the 7th generation FPGA released by Xilinx in 2012. And in recent years, with the application of radar systems to security check and other fields, the requirement of real-time data processing is getting higher. Therefore, it is necessary to study a FIR multiphase decimation filtering method with high real-time performance.
Based on the research and analysis of basics of the traditional FIR multiphase decimation filtering method, this paper studied the mathematical model of base 2 FFT algorithm for FIR multiphase decimation filter, and proposed a FIR multiphase decimation filtering method based on base 2 FFT algorithm and its hardware implementation structure.
Basics of Traditional FIR Multiphase Decimation Filter
For the sequence ( ) x n with N points, the order of the FIR filter is 1 N − , and its FIR filter output can be expressed in Z domain as ( ) ( ) ( ) ( ) ( )
If the decimation factor is K, then K-phase decomposition can be applied to ( ) X z and ( ) 
Where K N ≤ , and N can be divisible by K , i.e.
we can remove the excess items in the Eq. 2 and Eq. 3. Substituting Eq. 2 and Eq. 3, we can write Eq. 1 as, ( 
The matrix form of Eq. 4 is as following equation
Since the decimation factor is K, for every K output data of the filter, we only use one of the data, and the other K-1 data are discarded. Eq. 5 can be composed as
Comparing Eq. 5 with Eq. 6, the method which we sample the signal first and then filter it by FIR multiphase decimation filter can reduce the calculation amount to 1 K of the original with the typical method.
FIR Multiphase Decimation Filtering method Based on Base 2 FFT The Design Idea
The FIR filter output of input data ( )
x n , in frequency domain, is given by the following equation:
By the means of zero padding to sequence ( )
x n with N points, we can make
According to the basics of the base 2 FFT algorithm, the operation flow diagram of the base 2DIT-FFT algorithm is shown in Fig. 2 . . When the algorithm is implemented in hardware, the input data and output data of the same butterfly processing element can share the memory cell.
Therefore, we can transform the input data of the filter into frequency domain by using the base 2 DIT-FFT, and remove the invalid operations of the base 2 FFT to complete the decimation of the input data. Then we can complete the FIR filtering of the base 2 FFT output data in frequency domain to realize the FIR multiphase decimation filtering.
The Mathematical Model
Based on the above studies, we need to develop a mathematical model that we can remove the invalid operations of the base 2 FFT algorithm. We simplified the operation flow diagram of the base 2DIT-FFT algorithm in Fig. 2 as shown in Fig. 3 . 
i s an even num ber . when i s an odd num ber .
The Hardware Structure
There are 480,000 logical units in the Kintex-7 FPGA which is cost effective. Considering the total requirements of hardware resources for a radar system, we can guarantee the implementation of at least 8,000 butterfly processing elements on the Kintex-7 FPGA. Therefore, if the required amount of butterfly operations was less than 8000, we can use array processing structure of hardware, as shown in Fig.4 , to realize FIR multiphase decimation filtering. If the required amount of butterfly operations was more than 8000, we can use parallel iteration processing structure of hardware, as shown in Fig.5 , to realize FIR multiphase decimation filtering. In parallel iteration processing structure of hardware, the butterfly operations of the same stage are processed in parallel, and the stages are processed in sequence.
Simulation Experiment and Performance Analysis Simulation Experiment
The method of this paper is simulated by MATLAB, and the simulation parameters are listed in Table  1 . Comparing the simulation results in Fig. 6, Fig. 7 and Fig. 8 , we proved that the FIR multiphase decimation filtering method proposed in this paper can effectively process radar echo data.
Performance Analysis
Suppose the time for a butterfly operation is T , the time for a multiplication is t , the number of tap-weight is N and M N=2 . All the operations of array processing structure of hardware are processed in parallel and T t > , so the time for the FIR multiphase decimation filtering of N data is T in theory. In parallel iteration processing structure, the butterfly operations of the same stage are processed in parallel, and the stages are processed in sequence, so the time for the FIR multiphase decimation filtering of N data is M T t ⋅ + .
Conclusion
This paper analyzed the basics of traditional FIR multiphase decimation filter, and put forward the mathematical model of base 2 FFT algorithm applied to FIR multiphase decimation filter. Then we used the principle of multiphase decimation filter to simplify the operation process of the base 2 FFT. Thus we can convert data into frequency domain by the simplified base 2 FFT algorithm to realize the FIR multiphase decimation filter. And we put forward two structures of the hardware implementation of the method. This method is an efficient parallel processing operation, which can make a good use of all the available hardware resources and the parallel processing advantage of FPGA, and can greatly improve the operation speed of FIR decimation filtering.
